


DanioSOM Datasheet



1 Features

- LGA196 package
- Simple design of the end device
- Quad-core Arm[®] Cortex[®] -A73 processor with Security Extensions
- Each core with up to 2.1 GHz and dedicated ARM NEON[™] and VFPU
- ARM TrustZone[®]
- 16GB eMMC memory
- 2x 2GB LPDDR4x RAM
- Dedicated NPU for localized neural network (NN)/ML applications (up to 7.9+ TOPS)
- Support for multiple DNN frameworks: TensorFlow Lite[™] Android[™] NNAPI, and SyNAP[™]
- AV1 Main Profile (8- or 10-bit, YUV 4:2:0) 2160p60
- H.265 main 8-bit and 10-bit (ITU-R BT.2020)
- VP9 Profiles 0 and 2 (8- or 10-bit, YUV 4:2:2)
- H.264 Baseline, Main and High Profiles; MVC (Multiview Video Coding)
- MPEG-2 Simple and Main Profiles
- VP8
- Flexible support for PIP (2160p60/2160p60) and Multi-View (1 x 2160p60 and 3 x 1080p60)
- Support for single-stream 2160p H.265/VP9 decode that can reach up to 90-100 fps
- Support for up to 1080p120 single-stream decode
- Still Picture - H.264, MPEG2 I picture decode
- Support for up to two streams encoding: 1080p60: H.264 or VP8 (per stream)
- Support for simultaneous 2160p60 decode and 1080p60 transcode
- Two independent display output paths
- Integrated ISP
- HDMI Rx and Tx
- MIPI DSI[®] v1.2 output
- MIPI CSI-2 input with dual camera support
- Audio decoding/processing, including far-field voice (FFV) and keyword detection

- GPU: Imagination[™] PowerVR[™] Series9XE GE9920
- Video/graphics display pipeline supporting dual display with QDEO[™]
- 1xUSB2.0 1xUSB3.0 1xPCIE 2xSPI 3xUART 4xI2C 2xADC 3xI2S 2xSTS 1xSPDIF
- Up to 73 GPIOs

2 Applications

- Multi-Camera Object Detection
- Natural Language Processing
- Medical Imaging and Analysis
- Autonomous Mobile Robots (AMRs)

3 Description

End-to-end solution based on the high-performance multimedia SoC Synaptics SL1680 which combines a quad-core Arm[®] Cortex[®]-A73 processor with a neural processing unit (NPU). Engineered for robust edge AI processing in smart display IoT applications. Seamless integration of video, smart speaker, and local touch display. The SoC benefits from integration with the SyNAP toolkit, enabling swift development and refinement of secure machine learning (ML) and AI applications tailored for video, vision, and audio domains. Additionally, integrated MIPI CSI-2 and ISP functionality furnish camera inputs for edge-based vision inference, minimizing the need for external components.




Figure 1: Functional block diagram

Contents

1	Features	1
2	Applications	1
3	Description	1
4	Boot options	3
4.1	System boot mode selectors	3
4.2	System software strap	3
5	Functional Description	4
5.1	Main components	4
5.1.1	Hardware resources	4
5.2	SOM Padmap	4
5.3	Interfaces	5
5.4	Pad description	5
5.4.1	Power Management Unit	12
5.4.2	Video Interfaces	13
5.4.3	Audio Interfaces	13
5.4.4	Peripheral Interfaces	14
6	Electrical Characteristics	15
6.1	Absolute Maximum Ratings	15
6.2	Recommended Operating Conditions	15
6.3	Power Sections	15
7	Mechanical Characteristics	16
8	Ordering information	17
9	Revision History	18

4 Boot options

DanioSOM can be booted from:

- SPI
- eMMC Memory
- USB drive

Boot devices are selected via physical pins configuration. `software_strap[0]` and `boot_src[0..1]` states are read after power-on and determine the boot flow. Pull-up or pull-down resistors should be used to drive these inputs to the appropriate state.

SOM Pad	CPU Pin	CPU Pin Name	Primary CPU Pin Name	Default state startup
B9	BK59	boot_src[1]	SPDIF0	1b
B13	BP61	boot_src[0]	I2S2_MCLK	0b
AJ11	K61	software_strap[0]	SPI1_SDO	1b

4.1 System boot mode selectors

software_strap[0]	boot_src[1:0]	Description
0b	-	Boot from USB
1b	00b	ROM boot from SPI
1b	01b	Reserved
1b	10b	ROM boot from EMMC
1b	11b	Direct boot from SPI (Reserved for factory use only)

4.2 System software strap

Pins `software_strap[1..3]` are used by software to recognize the hardware version of the board. The default value for these pins is 011b. Changing these settings is possible using external pull-up or pull-down resistors, but this is not recommended.

5 Functional Description

5.1 Main components

5.1.1 Hardware resources




Figure 2: DanioSOM interfaces overview

DanioSOM is based on VideoSmart™ SL1680 high-performance multimedia SoC. Powered by Arm Cortex®-A73 and a dedicated NPU. The SoC is accompanied by SyNAP™ toolkit which enables customers to build optimized ML/AI applications for video vision and audio AI. SL1680 is designed for application with audio and video processing with the help of neural networks. DanioSOM can be equipped with up to 4GB LPDDR4x RAM and up to 16GB eMMC Flash memory.

5.2 SOM Padmap




Figure 3: DanioSOM pads (top view)

5.3 Interfaces




Figure 4: DanioSOM interfaces overview

- USB 2.0 OTG (Universal Serial Bus On The Go)
- USB 3.0 host interface (Universal Serial Bus)
- PCIe (Peripheral Component Interconnect Express - 2.0 2-lane)
- 2x MIPI CSI (Camera Serial Interface - 1x 2-lane + 1x 4-lane)
- MIPI DSI (Display Serial Interface - 1 x 4-lane)
- HDMI RX (High Definition Multimedia Interface - v2.1)
- HDMI Tx (v2.1)
- 3x UART (universal asynchronous receiver-transmitter)
- 2x SPI (Serial Peripheral Interface)
- 3x I²S (Inter-Integrated Sound)
- 3x SPDIF (SONY/Philips Digital Interface Format)
- SDIO (Secure Digital Input Output)
- JTAG (Joint Test Action Group)
- 3x TW (Two Wire)
- MISC (Miscellaneous - includes, eg. GPIO, ADC)
- RGMII (Reduced gigabit media-independent interface)
- 2x STS (Serial Transport Interface)

5.4 Pad description

Table 1: SOM pinout

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain	Note
A1	AW51	SM_URTO_--RXD	SM.URTO.RXD/SM.GPIO18	I/O	-	1.8V	-
A2	AW55	SM_URTO_--TXD	SM.URTO.TXD/SM.-GPIO19/SM.STRP0	Output	-	1.8V	-
A3	BF60	I2S1_D01	GPIO17/I2S1.DO1/STS2.-CLK/AVIO.DBG5	I/O	-	1.8V	-
A4	BG55	I2S1_LRCK	GPIO21/I2S1.-LRCK/PWM0/ARC.TEST.-OUT/AVIO.DBG0	I/O	-	1.8V	-
A5	BH60	I2S1_BCLK	GPIO20/I2S1.-BCLK/PWM1/AVIO.DBG1	I/O	-	1.8V	-
A6	BH61	I2S1_D02	GPIO16/I2S1.-DO2/PWM2/STS2.-SD/PDMB.DI2/AVIO.DBG6	I/O	-	1.8V	-
A7	AC47	TW0_SCL	GPIO47/TW0_SCL/PHY.-DBG10	I/O	-	1.8V	-
A8	BC55	SM_ADCIO		Input	-	1.8V	-
A9	BL59	SPDIFI	GPIO4/SPDIFI/PDMC.DI	I/O	-	1.8V	-
A10	BM60	I2S2_LRCK	GPIO13/I2S2_LRCK	I/O	-	1.8V	-

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain	Note
A11	BT61	I2S2_DI2	GPIO9/I2S2_DI2/PDMA_-DI1/STS4_CLK	I/O	-	1.8V	-
A12	BT60	I2S2_DI3	GPIO8/I2S2_DI3/PDMA_-DI0/STS4_SD	I/O	-	1.8V	-
A13	BT59	I2S2_DI0	GPIO11/I2S2_DI0/PDMA_DI3	I/O	-	1.8V	-
A14	AL49	SM_POR_EN		Input	-	1.8V	-
A15	BV59	I2S3_LRCK	GPIO3/I2S3_LRCK/STS3_CLK	I/O	-	1.8V	-
A16	CA59	I2S3_DI	GPIO0/I2S3_DI/STS3_VALD	I/O	-	1.8V	-
A17	BJ43	HDMI_TX_-HPD		Input	-	-	-
A18	BL49	HDMI_TX_-EDDC_SCL	HDMI_TX_EDDC_SCL/GPIO6	I/O	-	1.8V	-
A19	BY56	HDMI_TX_-HEACp		Input	96.14	-	-
A20	BY52	HDMI_TX_-D2p		Output	124.79	-	-
A21	-	GND		Power	-	-	-
A22	BY51	HDMI_TX_-D1p		Output	98.4	-	-
A23	BY48	HDMI_TX_-D0p		Output	105.21	-	-
A24	BW46	HDMI_TX_-CKp		Output	116.24	-	-
AA1	AC53	RGMI1_-RXD0	RGMI1_RXD0/GPIO35	I/O	274	1.8V	-
AA2	AC51	RGMI1_-TXCTL	RGMI1_TXCTL/GPIO22/PLLBYPS	Output	268.3	1.8V	-
AA23	-	GND		Power	-	-	-
AA24	-	GND		Power	-	1.8V	-
AB1	-	PWR_1V8_-CTL		Output	-	1.8V	-
AB2	-	PWR_1V8		Output	-	1.8V	-
AB23	CA16	PCIE_TX1n		Output	96.86	-	100nF AC cap required
AB24	BY16	PCIE_TX1p		Output	96.86	-	100nF AC cap required
AC1	-	PWR_3V3_-CTL		Output	-	3.3V	-
AC2	-	PWR_3V3		Output	-	3.3V	-
AC23	BW11	USB3_Dn		I/O	95.57	-	-
AC24	BY11	USB3_Dp		I/O	95.57	-	-
AD1	-	GND		Power	-	-	-
AD2	-	GND		Power	-	-	-
AD23	CA10	USB3_TXp		Output	76.25	-	100nF AC cap required
AD24	BY10	USB3_TXn		Output	76.55	-	100nF AC cap required
AE1	-	GND		Power	-	-	-
AE2	-	GND		Power	-	-	-
AE23	-	GND		Power	-	-	-
AE24	-	GND		Power	-	-	-
AF1	-	VSYS		Input	-	5V	-
AF2	-	VSYS		Input	-	5V	-

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain	Note
AF23	BW6	USB3_RXp		Input	86.08	-	100nF AC cap required
AF24	BW8	USB3_RXn		Input	86.54	-	100nF AC cap required
AG1	-	VSYS		Input	-	5V	-
AG2	-	VSYS		Input	-	5V	-
AG3	-	GND		Power	-	-	-
AG22	-	GND		Power	-	-	-
AG23	BN23	USB3_VBUS		Input	-	-	-
AG24	BL27	USB3_ID		Input	-	-	-
AH1	R51	STS0_SOP	GPIO42/STS0_SOP/SYSPLL.- CLKO/STS5_CLK/URT3.- TXD/PHY_DBG1	I/O	-	1.8V	-
AH2	W49	STS0_SD	GPIO41/STS0_SD/MEMPLL.- CLKO/URT3_CTSn/PHY.- DBG2	I/O	-	1.8V	-
AH3	L47	SDIO_WP	SDIO_WP/GPIO44/TW1A.- SDA	I/O	-	1.8V	-
AH4	N43	SDIO_- DATA0		I/O	357.05	1.8V/3.3V mode dependent	-
AH5	B50	SDIO_CMD		I/O	284.36	1.8V/3.3V mode dependent	-
AH6	C46	SDIO_- DATA2		I/O	292.91	1.8V/3.3V mode dependent	-
AH7	-	GND		Power	-	-	-
AH8	R55	STS1_SOP	GPIO38/STS1_- SOP/PWM1/STS6_- CLK/PHY_DBG5	I/O	-	1.8V	-
AH9	R57	STS1_CLK	GPIO39/STS1_- CLK/PMW0/PHY_DBG4	I/O	-	1.8V	-
AH10	F59	SPI1_SS1n	GPIO53/SPI1_SS1n/STS7_- VALD/PWM1/PHY_DBG14	I/O	-	1.8V	-
AH11	L59	SPI1_SCLK	SPI1_SCLK/GPIO49/DBG_- CLK	I/O	-	1.8V	-
AH12	BH1	MIPI_- CSIO_D3n		Input	203.66	-	-
AH13	BD3	MIPI_- CSIO_D2n		Input	181.47	-	-
AH14	-	GND		Power	-	-	-
AH15	BK3	MIPI_- CSIO_D1n		Input	208.5	-	-
AH16	BL3	MIPI_- CSIO_D0n		Input	194.9	-	-
AH17	BP2	MIPI_- CSIO_CKn		Input	143.43	-	-
AH18	-	GND		Power	-	-	-
AH19	BV3	MIPI_- CSI1_D1n		Input	128.44	-	-
AH20	BT3	MIPI_- CSI1_D0n		Input	179.78	-	-
AH21	BY3	MIPI_- CSI1_CKn		Input	149.88	-	-
AH22	W53	USB2_- DRV_VBUS	USB2_DRV_VBUS/GPIO55	Output	-	-	-
AH23	BL11	USB2_VBUS		Input	-	-	-
AH24	BL13	USB2_ID		Input	-	-	-

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain	Note
AJ1	R53	STS0_VALD	GPIO40/STS0.VALD/STS5.-SD/URT3_RTSn/PHY_DBG3	I/O	-	1.8V	-
AJ2	W47	STS0_CLK	GPIO43/STS0.CLK/CPULL.-CLKO/URT3_RXD/PHY.-DBG0	I/O	-	1.8V	-
AJ3	J47	SDIO_CDn	SDIO_CDn/GPIO45/TW1A.-SCL	I/O	-	1.8V	-
AJ4	C44	SDIO_-DATA1		I/O	285.8	1.8V/3.3V mode dependent	-
AJ5	B48	SDIO_CLK		Output	294.82	1.8V/3.3V mode dependent	-
AJ6	G47	SDIO_-DATA3		I/O	321.84	1.8V/3.3V mode dependent	-
AJ7	P60	STS1_VALD	GPIO36/STS1.-VALD/PWM3/STS6.-SD/PHY_DBG7	I/O	-	1.8V	-
AJ8	P59	STS1_SD	GPIO37/STS1.-SD/PWM2/PHY_DBG6	I/O	-	1.8V	-
AJ9	H59	SPI1_SS0n	SPI1.-SS0n/GPIO54/SOFTWARE.-STRAP1	Output	-	1.8V	-
AJ10	M59	SPI1_SDI	SPI1_SDI/GPIO48	I/O	-	1.8V	-
AJ11	K61	SPI1_SDO	SPI1.-SDO/GPIO50/SOFTWARE.-STRAP0	Output	-	1.8V	-
AJ12	BH2	MIPI_-CSI0_D3p		Input	203.95	-	-
AJ13	BF3	MIPI_-CSI0_D2p		Input	181.72	-	-
AJ14	-	GND		Power	-	-	-
AJ15	BK2	MIPI_-CSI0_D1p		Input	208.46	-	-
AJ16	BM3	MIPI_-CSI0_D0p		Input	194.18	-	-
AJ17	BP1	MIPI_-CSI0_CKp		Input	143.18	-	-
AJ18	-	GND		Power	-	-	-
AJ19	BW3	MIPI_-CSI1_D1p		Input	128.69	-	-
AJ20	BT2	MIPI_-CSI1_D0p		Input	179.77	-	-
AJ21	CA3	MIPI_-CSI1_CKp		Input	149.39	-	-
AJ22	-	GND		Power	-	-	-
AJ23	BW4	USB2_Dp		I/O	134.75	-	-
AJ24	BY4	USB2_Dn		I/O	134.7	-	-
B1	AR53	SM_TW3_-SDA	SM_GPIO10/SM_TW3.-SDA/PWM3	I/O	-	1.8V	-
B2	AR51	SM_TW3_-SCL	SM_GPIO9/SM_TW3.-SCL/PWM2	I/O	-	1.8V	-
B3	BF59	I2S1_D03	GPIO15/I2S1.-DO3/PWM3/STS2.-VALD/PDMB_DI3/AVIO.-DBG7	I/O	-	1.8V	-
B4	BD59	I2S1_D00	GPIO19/I2S1.DO0/AVIO.-DBG4	I/O	-	1.8V	-
B5	BG53	I2S1_MCLK	GPIO18/I2S1_MCLK/STS2.-SOP/AVIO_DBG3	I/O	-	1.8V	-

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain	Note
B6	-	GND		Power	-	-	-
B7	AC49	TW0_SDA	GPIO46/TW0_SDA/PHY_-DBG11	I/O	-	1.8V	-
B8	BC53	SM_ADCT1		Input	-	1.8V	-
B9	BK59	SPDIF0	GPIO14/SPDIFO/AVPLL_-CLKO/BOOT_SRC1	I/O	-	1.8V	-
B10	BB61	SM_HDMI_-RX_PWR5V	SM_HDMLRX_PWR5V/SM_-GPIO21	I/O	-	1.8V	-
B11	BM59	I2S2_DI1	GPIO10/I2S2_DI1/PDMA_-DI2/STS4_VALD	I/O	-	1.8V	-
B12	BP60	I2S2_BCLK	GPIO12/I2S2_BCLK/PDMA_-CLKIO	I/O	-	1.8V	-
B13	BP61	I2S2_MCLK	GPIO7/I2S2_MCLK//PDMB_-CLKIO/HDMI_-FBCLK/BOOT_SRC0	I/O	-	1.8V	-
B14	AL55	SM_RSTIn		Input	-	1.8V	-
B15	CA58	I2S3_BCLK	GPIO2/I2S3_BCLK/STS3_SD	I/O	-	1.8V	-
B16	BY59	I2S3_DO	GPIO1/I2S3_DO/STS3_-SOP/AVIO_DBG2	I/O	-	1.8V	-
B17	BL51	HDMI_TX_-EDDC_SDA	HDMI_TX_EDDC_SDA/GPIO5	I/O	-	1.8V	-
B18	-	GND		Power	-	-	-
B19	BY54	HDMI_TX_-HEACn		Input	96.08	-	-
B20	CA52	HDMI_TX_-D2n		Output	124.69	-	-
B21	-	GND		Power	-	-	-
B22	BY50	HDMI_TX_-D1n		Output	98.41	-	-
B23	CA48	HDMI_TX_-D0n		Output	105.02	-	-
B24	BW44	HDMI_TX_-CKn		Output	116.18	-	-
C1	AY59	SM_SPI2_-SS3n	SM_PWR_OK/SM_SPI2_-SS3n/SM_-GPIO14/PWM1/SM_-TIMER1/URT2_RXD/SM_-URT1_CTSn	I/O	-	1.8V	-
C2	AT59	SM_SPI2_-SS2n	MON_VDD1P8_OUT/SM_-SPI2_SS2n/SM_-GPIO15/PWM0/SM_-TIMER0/URT2_TXD/CLK_-25M	I/O	-	1.8V	-
C3	-	GND		Power	-	-	-
C22	-	GND		Power	-	-	-
C23	BY43	HDMI_RX_-D2n		Input	128.05	-	-
C24	BW43	HDMI_RX_-D2p		Input	127.8	-	-
D1	AY60	SM_SPI2_-SD0	SM_SPI2_SDO/SM_-GPIO13/URT2_RTSn/SM_-STRP1	Output	-	1.8V	-
D2	AV59	SM_SPI2_-SCLK	SM_SPI2_SCLK/SM_GPIO11	I/O	-	1.8V	-
D23	-	GND		Power	-	-	-
D24	-	GND		Power	-	-	-
E1	AW57	SM_SPI2_-SDI	SM_SPI2_SDI/SM_-GPIO12//URT2_CTSn	I/O	-	1.8V	-
E2	-	GND		Power	-	-	-
E23	CA42	HDMI_RX_-D1n		Input	99.53	-	-

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain	Note
E24	BY42	HDMI_RX_-D1p		Input	99.78	-	-
F1	AR61	SM_SPI2_-SS0n	SM_SPI2_SS0n/SM_-GPIO17/PORB_AVDD33_-LV/SM_STRP2	Output	-	1.8V	-
F2	AH60	SM_HDMI_-CEC	SM_GPIO3/SM_HDMI_CEC	I/O	-	1.8V	-
F23	BW38	HDMI_RX_-D0n		Input	72.49	-	-
F24	BW40	HDMI_RX_-D0p		Input	72.74	-	-
G1	AR55	SM_SPI2_-SS1n	SM_GPIO16/SM_SPI2_-SS1n/SM_URT1_RTSn/VDD_-CPU_PORB/SM_STRP3	Output	-	1.8V	-
G2	AG60	SM_HDMI_-TX_HPD	SM_GPIO2/SM_HDMI_TX_-HPD	I/O	-	1.8V	-
G23	BY36	HDMI_RX_-CKn		Input	89.4	-	-
G24	BW36	HDMI_RX_-CKp		Input	89.41	-	-
H1	AR60	SM_TDO	SM_TDO/SM_GPIO8	Output	-	1.8V	-
H2	AK59	SM_TEST_-EN		Input	-	1.8V	-
H23	-	GND		Power	-	-	-
H24	-	GND		Power	-	-	-
J1	AP60	SM_TDI	SM_TDI/SM_GPIO7/PWM1	I/O	-	1.8V	-
J2	AL51	SM_TRSTn		Input	-	1.8V	-
J23	BY30	MIPI_-DSI_D3n		Output	68.54	-	-
J24	BW30	MIPI_-DSI_D3p		Output	68.29	-	-
K1	AM59	SM_TCK		Input	-	1.8V	-
K2	AH61	SM_JTAG_-SEL		Input	-	1.8V	-
K23	BW34	MIPI_-DSI_D2n		Output	36.62	-	-
K24	BW32	MIPI_-DSI_D2p		Output	37.09	-	-
L1	AP59	SM_TMS	SM_TMS/SM_GPIO6/PWM0	I/O	-	1.8V	-
L2	AD59	SM_TW2_-SDA	RX_EDID_SDA/SM_TW2A_-SDA/SM_GPIO1	I/O	-	1.8V	-
L23	BY28	MIPI_-DSI_CKn		Output	40.64	-	-
L24	CA28	MIPI_-DSI_CKp		Output	40.49	-	-
M1	AF59	SM_TW2_-SCL	RX_EDID_SCL/SM_TW2A_-SCL/SM_GPIO0	I/O	-	1.8V	-
M2	-	GND		Power	-	-	-
M23	-	GND		Power	-	-	-
M24	-	GND		Power	-	-	-
N1	AG47	RGMII_-TXD1	RGMII_TXD1/GPIO26/PHY_-DBG15/SOFTWARE_STRAP3	Output	302.62	1.8V	-
N2	AG51	RGMII_-RXD3	RGMII_RXD3/GPIO32	I/O	273.61	1.8V	-
N23	BW26	MIPI_-DSI_D1n		Output	35.1	-	-
N24	BW27	MIPI_-DSI_D1p		Output	35.35	-	-
P1	W59	RGMII_-TXD2	RGMII_-TXD2/GPIO25/CPURSTBYP	Output	267.17	1.8V	-

Pad	CPU Pin	Signal Name	Mux	Type	Signal Length[ps]	Power Domain	Note
P2	T60	RGMIIMDC	RGMILMDC/GPIO29/PHY_-DBG8	I/O	240.72	1.8V	-
P23	BY24	MIPI_-DSI_D0n		Output	26.06	-	-
P24	BW24	MIPI_-DSI_D0p		Output	26.29	-	-
R1	Y59	RGMIITXD3	RGMIL-TXD3/GPIO24/PLLPWRDOWN	Output	283.54	1.8V	-
R2	-	GND		Power	-	-	-
R23	BY22	PCIE_CLKn		Output	24.39	-	-
R24	CA22	PCIE_CLKp		Output	24.53	-	-
T1	V59	RGMIITXD0	RGMIL-TXD0/GPIO27/SOFTWARE_-STRAP2	Output	282.41	1.8V	-
T2	T61	RGMIITXC	RGMIL-TXC/GPIO23/LEGACY_-BOOT	Output	267.5	1.8V	-
T23	-	GND		Power	-	-	-
T24	-	GND		Power	-	-	-
U1	AB61	RGMIIRXD1	RGMILRXD1/GPIO34	I/O	310.06	1.8V	-
U2	AG49	RGMIIRXC	RGMILRXC/GPIO31	I/O	244.96	1.8V	-
U23	BW18	PCIERX0n		Input	43.16	-	100nF AC cap required
U24	BY18	PCIERX0p		Input	42.88	-	100nF AC cap required
V1	Y60	RGMIIRXD2	RGMILRXD2/GPIO33	I/O	319.54	1.8V	-
V2	-	GND		Power	-	-	-
V23	BW19	PCIETX0n		Output	61.28	-	100nF AC cap required
V24	BW20	PCIETX0p		Output	61.41	-	100nF AC cap required
Y1	AC55	RGMIIRXCTL	RGMILRXCTL/GPIO30	I/O	265.14	1.8V	-
Y2	W55	RGMIIMDIO	RGMILMDIO/GPIO28/PHY_-DBG9	I/O	244.97	1.8V	-
Y23	BW14	PCIERX1n		Input	59.6	-	100nF AC cap required
Y24	BW12	PCIERX1p		Input	59.75	-	100nF AC cap required

5.4.1 Power Management Unit

The power management unit consists of 5 buck converters. PMU is controlled via I2C. There are four pads for the DanioSOM power supply: VSYS (AF1, AF2, AG1, and AG2). All other power supplies are derived from VSYS using buck converters.




Figure 5: Power supply routing

Expander Pin	Signal
GPIO0	PWR_SOC_VCORE_EN
GPIO1	PWR_SOC_VCPU_EN
GPIO2	VDDM_ON
GPIO3	VDDM_LPQ_OFF
GPIO4	STANDBY_EN



GPIO expander is driven via the TW3 interface (address 0x43). Do not change the function of the SM_TW3_SCL and SM_TW3_SDA pins nor place other devices with the same address on this interface, otherwise incorrect power-related behavior may occur.

See section 6 - Electrical characteristics for additional information.

5.4.2 Video Interfaces

Synaptics SL1680 processor offers two independent display outputs and three inputs. Processor contains AV1, H.265, VP9, H.264, MPEG-2 and VP8 video decoders with 2x 2160p@60fps or 1x 2160p@60fps + 3x 1080p@60fps. MCU supports for up to two streams encoding: 1080p@60fps: H.264 or VP8 (per stream) or simultaneous 2160p@60fps decode and 1080p@60fps transcode. Combined with the MPU and GPU capabilities, it enables the creation of powerful and complex graphical pipelines.




Figure 6: DanioSOM video processing

Available video interfaces:

- 2x MIPI CSI (1x 2-lane + 1x 4-lane)
- MIPI DSI (1 x 4-lane)
- HDMI Rx (v2.1)
- HDMI Tx (v2.1)

5.4.3 Audio Interfaces

DanioSOM is equipped with Far-Field Voice (FFV) and Keyword Detection, multiple input processing, and audio decompression of various formats and post-processing.




Figure 7: DanioSOM audio interfaces

Available audio interfaces:

- up to three I2S output or input
- S/PDIF output or input
- HDMI HBR audio

5.4.4 Peripheral Interfaces

Multiple available peripheral interfaces can be used for communication with external devices.

- USB 2.0 OTG
- USB 3.0 Host
- PCIe 2.0 2-lane
- up to two SPI interfaces
- up to three high-speed UART
- up to four I2C interfaces
- up to two STS (Serial Transport Interface) interfaces
- SPDIF

6 Electrical Characteristics

6.1 Absolute Maximum Ratings

	Maximum	Unit
Supply voltage VSYS	5.5	V

6.2 Recommended Operating Conditions

	Minimum	Nominal	Maximum	Unit
Supply voltage VSYS	3.7	5.0	5.5	V
Ambient operating temperature (consumer grade)	0	—	70	°C
Ambient operating temperature (industrial grade)	-30	—	85	°C

6.3 Power Sections

The board must be powered up with a single VSYS input. However, two output voltages are available to the user: 1.8V and 3.3V. Each output type is split into two rails, which are powered depending on whether the board is in active or standby mode.

- Active Mode: Both PWR_1V8_CTL and PWR_3V3_CTL are enabled, providing 1.8V and 3.3V power rails.
- Standby Mode: PWR_1V8_CTL and PWR_3V3_CTL are automatically disabled. However, the PWR_1V8 and PWR_3V3 rails remain available.

The CTL lines can handle a maximum current load of 2A each. However, the total current consumption from the lines at a given voltage should not exceed 3A. When calculating the power requirements, it is essential to consider the current consumption of all components, including those already present on the DanioSOM.



It is necessary to ensure that the DanioSOM does not overheat under maximum load, as it is not equipped with a heatsink.



Prolonged use of 1.8V and 3.3V outputs may lead to significant overheating of the Power Management Unit (PMU).

7 Mechanical Characteristics




Figure 8: DanioSOM top view dimensions





Figure 9: DanioSOM bottom view dimensions

8 Ordering information



9 Revision History

Revision	Changes
1.0	Initial revision.

Grinn sp. z o. o.
Strzegomska 140a
54-429 Wrocław
Poland

www: <https://www.grinn-global.com>

office: office@grinn-global.com

phone: +48 71 716 40 99

wiki: <https://grinn-global.com/products>

technical support: support@grinn-global.com

Copyright © 2024 Grinn sp. z o. o.

All rights reserved. No part of this document may be photocopied or recorded on any electronic media without written permission of Grinn sp. z o. o.

The information contained in this documentation is subject to change without prior notice. We assume no liability for erroneous information or its consequences. Grinn sp. z o. o. reserves the right to change details in this publication without notice.

Grinn sp. z o. o. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Grinn sp. z o. o. does not make any commitment to update the information contained herein.

Trademarks used from other companies refer exclusively to the products of those companies. Product and company names herein may be the trademarks of their respective owners.